{"id":4188,"date":"2026-01-22T15:03:17","date_gmt":"2026-01-22T13:03:17","guid":{"rendered":"https:\/\/catedrachip.upc.edu\/project\/mathematical-optimization-techniques-for-hierarchical-floorplanning-of-complex-chips\/"},"modified":"2026-04-22T08:36:46","modified_gmt":"2026-04-22T06:36:46","slug":"mathematical-optimization-techniques-for-hierarchical-floorplanning-of-complex-chips","status":"publish","type":"project","link":"https:\/\/catedrachip.upc.edu\/en\/project\/mathematical-optimization-techniques-for-hierarchical-floorplanning-of-complex-chips\/","title":{"rendered":"Mathematical Optimization Techniques for Hierarchical Floorplanning of Complex Chips"},"template":"","class_list":["post-4188","project","type-project","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project\/4188","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project"}],"about":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/types\/project"}],"wp:attachment":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/media?parent=4188"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}