{"id":4202,"date":"2026-01-22T15:34:06","date_gmt":"2026-01-22T13:34:06","guid":{"rendered":"https:\/\/catedrachip.upc.edu\/project\/hierarchical-floorplanning-optimization-algorithms-for-system-on-chip-architectures\/"},"modified":"2026-04-22T08:36:48","modified_gmt":"2026-04-22T06:36:48","slug":"hierarchical-floorplanning-optimization-algorithms-for-system-on-chip-architectures","status":"publish","type":"project","link":"https:\/\/catedrachip.upc.edu\/en\/project\/hierarchical-floorplanning-optimization-algorithms-for-system-on-chip-architectures\/","title":{"rendered":"Hierarchical floorplanning optimization algorithms for System-on-Chip architectures"},"template":"","class_list":["post-4202","project","type-project","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project\/4202","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project"}],"about":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/types\/project"}],"wp:attachment":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/media?parent=4202"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}