{"id":4214,"date":"2026-02-16T16:01:38","date_gmt":"2026-02-16T14:01:38","guid":{"rendered":"https:\/\/catedrachip.upc.edu\/project\/design-of-chip-level-digital-subsystems-for-a-hybrid-stacked-image-sensor\/"},"modified":"2026-04-27T10:41:24","modified_gmt":"2026-04-27T08:41:24","slug":"design-of-chip-level-digital-subsystems-for-a-hybrid-stacked-image-sensor","status":"publish","type":"project","link":"https:\/\/catedrachip.upc.edu\/en\/project\/design-of-chip-level-digital-subsystems-for-a-hybrid-stacked-image-sensor\/","title":{"rendered":"Design of Chip-Level Digital Subsystems for a Hybrid-Stacked Image Sensor"},"template":"","class_list":["post-4214","project","type-project","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project\/4214","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project"}],"about":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/types\/project"}],"wp:attachment":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/media?parent=4214"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}