{"id":4245,"date":"2026-01-14T15:35:27","date_gmt":"2026-01-14T13:35:27","guid":{"rendered":"https:\/\/catedrachip.upc.edu\/project\/accelerating-sequence-alignment-using-in-memory-processing-architectures\/"},"modified":"2026-04-22T08:45:16","modified_gmt":"2026-04-22T06:45:16","slug":"accelerating-sequence-alignment-using-in-memory-processing-architectures","status":"publish","type":"project","link":"https:\/\/catedrachip.upc.edu\/en\/project\/accelerating-sequence-alignment-using-in-memory-processing-architectures\/","title":{"rendered":"Accelerating sequence alignment using in-memory processing architectures"},"template":"","class_list":["post-4245","project","type-project","status-publish","hentry"],"_links":{"self":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project\/4245","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/project"}],"about":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/types\/project"}],"wp:attachment":[{"href":"https:\/\/catedrachip.upc.edu\/en\/wp-json\/wp\/v2\/media?parent=4245"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}