Firmware Development for the USB Interface of a SWIR Sensor Characterization System

Firmware Development for the USB Interface of a SWIR Sensor Characterization System

Description

This project focuses on the development of the firmware necessary to implement a high-speed FPGA-based interface for data transmission from a SWIR image sensor to a PC. The system is based on the capture of pixels from the sensor, their processing and their transfer to a USB controller, responsible for managing communication with the host through a USB-C link. The design addresses technical challenges such as the implementation of LVDS interfaces, the management of high-speed data flows and the integration with standard protocols such as UVC. The expected result is a functional platform oriented to the characterization of image sensors.

Background

Javier is currently in the fourth year of the Bachelor's Degree in Electronic Telecommunications Engineering (GREELEC) at the Polytechnic University of Catalonia (UPC). He is developing this work in collaboration with the company Imasenic, specialized in the development of image sensors, which allows him to participate in an environment close to real applications within the sector. The project integrates knowledge of digital electronics, embedded systems and high-speed communications, applied to an image data transmission system for subsequent analysis and characterization.

Motivation

His current motivation is based on delving deeper into the design of digital electronic systems and acquiring practical experience in the development of firmware on FPGAs in professional environments. In the long term, he wants to orient his career towards the field of microelectronics, with the interest of participating in the design and development of integrated circuits and chip-level systems.

Research Support Investigator

Javier Dotor Barrio

Javier Dotor Barrio

Degree in Electronic Telecommunications Engineering

Host Organization

Supervisors

Diego Mateo Peña

Diego Mateo Peña

Supervisor UPC

The content of this website reflects only the views of the Catedra Chip Chair UPC project.

FPGA-based systems for multi-sensor cameras

Judit Ubach Badía

Judit Ubach Badía

Research Support Investigator

High-speed serial data transmission circuit for image sensors

Enrique Barajas Ojeda

Research Support Investigator

Design of Chip-Level Digital Subsystems for a Hybrid-Stacked Image Sensor

Andreu Llompart Roca

Andreu Llompart Roca

Research Support Investigator

Design and implementation of power management circuits for quantum dot-based image sensor characterization systems

Alen Garalyan

Alen Garalyan

Research Support Investigator

Design of Chip-Level Digital Subsystems for Hybrid Stacked Image Sensors

Néstor Tuneu Arroyo

Néstor Tuneu Arroyo

Research Support Investigator

High-speed serial data transmission circuit for image sensors

Alberto López Gassó

Alberto López Gassó

Research Support Investigator