Design and simulation of biologically inspired hardware-based neurons and neural networks

Design and simulation of biologically inspired hardware-based neurons and neural networks

Description

This project addresses the critical challenge of energy consumption in the technology sector, an issue that has taken on significant relevance and is expected to increase with the expansion of artificial intelligence and Internet of Things (IoT) devices. Given the limitations of conventional computing architectures, the work proposes a paradigm shift by implementing bioinspired neuromorphic computing systems capable of processing information in an alternative way. The methodology focuses on the design of artificial spiking neurons integrated directly into hardware, using memristors as synapses to emulate highly efficient neuronal behavior. As a proof of concept and validation of the architecture, a neural network based on these neurons has been implemented to perform complex image recognition tasks, offering a scalable and efficient solution for future data processing needs.

Research Support Investigator

Dídac Llobet Muñoz

Dídac Llobet Muñoz

Degree in Electronic and Telecommunications Engineering

Host Organization

Supervisors

Antonio Rubio

Antonio Rubio

UPC Supervisor

The content of this website reflects only the views of the Catedra Chip Chair UPC project.

Goleta-UPC: Implementing a 65nm RTL-to-GDSII SoC design flow

Irina Selin Lorenzo

Irina Selin Lorenzo

Research Support Investigator

Automation Methodologies for the Systematic Design of Integrated Analog Blocks

Víctor Torres Collantes

Víctor Torres Collantes

Research Support Investigator

Development of an Adaptive Neuromorphic Processor with Sensor Integration and Scalable SNN Architecture

Arnau Larre Alos

Arnau Larre Alos

Research Support Investigator

Simulation and Automated Evaluation of Digital Circuits

Miquel Torner Viñals

Miquel Torner Viñals

Research Support Investigator

Elastic Vector Architecture RISC-V

Vasabhaktula Lokananda Hari Babu

Vasabhaktula Lokananda Hari Babu

Research Support Investigator

Goleta UPC: Implementation of a SoC RTL-to-GDSII design flow in 65nm

A.Joshua Castro Sisniegas

A.Joshua Castro Sisniegas

Research Support Investigator

This site is registered on wpml.org as a development site. Switch to a production site key to remove this banner.