Elastic Vector Architecture RISC-V

Elastic Vector Architecture RISC-V

Description

The research focuses on improving the performance and energy efficiency of GPU hardware. The project specifically addresses address translation and memory management optimization in systems with multiple interconnected GPUs.

Background

Hari holds a degree in Electrical Engineering from IIT Bombay , where he collaborated in the Computer Architecture Laboratory (CADSL). Professionally, he has worked at Micron Technology as a NAND device test engineer. He holds a Master's degree in High Performance Computing (HPC) from the UPC , with a thesis carried out in the ARCO group on the optimization of GPU architecture for energy efficiency.

Motivation

He is driven by the challenge of solving complex problems with great social and industrial impact. Given that GPUs are fundamental to AI , machine learning, and medical imaging , Hari seeks to improve this hardware to benefit all the industries that depend on it.
Vasabhaktula Lokananda Hari Babu

Vasabhaktula Lokananda Hari Babu

Degree in Electrical Engineering and Master in High Performance Computing

Host Organization

The content of this website reflects only the views of the Catedra Chip Chair UPC project.

This site is registered on wpml.org as a development site. Switch to a production site key to remove this banner.